

# **Application Note**

## USING THE EP72/7312 TO IMPLEMENT A SOFT MODEM





#### **TABLE OF CONTENTS**

1. INTRODUCTION	
2. EP72/7312 DIGITAL AUDIO INTERFACE (DAI)	
3. SI3034 DAA CHIP SET	
4. INTERFACING THE EP72/7312 TO THE SI3034	
5. PLD EQUATIONS; SOFTMODEM VIA EP72/7312 DAI TO	
THE SI3034 DAA CHIP SET	
6. SILICON LABORATORIES CONTACT INFORMATION	
ST OF FIGURES	
Figure 1. Example Timing Interface Generated by the DAI	
Figure 1. Circuit Schematic	6
Figure 2. CPLD Schematic	7
Figure 2. EP72/7312 to Si3035 Interface Signals	
ST OF TABLES	

Table 1. DAA Interface Signals	4
Table 2. PLD Equations	

#### **Contacting Cirrus Logic Support**

For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: http://www.cirrus.com/corporate/contacts/sales.cfm

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and implies no license under patents, copyrights, trademarks, or trade secrets. No part of this publication may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Hums from any Cirrus Logic web site or disk may be printed for use by the user. However, no part of the printout or electronic files may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Furthermore, no part of this publication may be used as a basis for manufacture or sale of any items without the prior written consent of Cirrus Logic, Inc. Silicon Laboratories is a trademark of Silicon Laboratories, Inc. AltoCom is a trademark of Lattice Semiconductor is a trademark of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found at http://www.cirrus.com.



AN187

#### 1. INTRODUCTION

As the world of PDAs and other hand-held devices evolves, more and more of these products desire the support of an analog modem to communicate with the Internet. Today, the use of modems constitutes only a small market share. However, the desire for modem support is growing dramatically. Due to this fact, this application note has been created.

This application note describes how the ARM720T<sup>TM</sup> processor, DRAM controller, and the Digital Audio Interface (DAI) integrated into the Cirrus Logic EP72/7312 embedded processor can be used to implement a V.90 softmodem solution.

Used in conjunction with the EP72/7312 are the following components:

- V.90 softmodem and driver code
- Silicon Laboratories<sup>TM</sup> Si3034 DAA chip set
- A simple PLD, used to implement the interface logic between the DAI and the Si3035 chip set.

Schematics and a timing diagram are provided to explain the characteristics of this interface.


#### 2. EP72/7312 DIGITAL AUDIO INTERFACE (DAI)

Within the EP212 is an integrated Digital Audio Interface (DAI). This interface was implemented to support high quality stereo audio transmission and reception. However, it can be used to support other functions, like a softmodem. The interface consists of five signals:

- LRCK Left/right frame sync; output only
- SCLK Bit clock; equals ½ MCLK; there are 128 bits-per-frame; output only
- MCLK 2x oversampled clock; input when in Slave mode
- SDOUT Digital audio data out; output
- SDIN Digital audio data in; input

An example of the timing interface generated by the DAI for a typical audio application is shown in Figure 1.

The data uses the MSB/Left Justified format. This means that the data is clocked in/out immediately after the frame sync (LRCK) changes levels. The data is left justified, with the MSB first. This is slightly different than the I2S format, where the data is delayed by one clock after the frame sync changes levels. Each frame is 128 bits long. Thus each channel (i.e., left and right) is 64 bits wide. The frame size and duty cycle of the signal LRCK cannot be configured in the EP72/7312. 'The frame size in the EP7312 can be configured for either 128 or 64 bits per frame, but this is not relevent for this application.



#### Figure 1. Example Timing Interface Generated by the DAI

Figure 1 Parameters: MSB/Left Justified format Mclock =  $256_{fs}$ , bit rate =  $128_{fs}$ 



SCLK is derived from MCLK. It is ½ MCLK. In the default mode, the DAI is in the Master mode. In this mode it generates its own MCLK clock. It is 9.216 MHz. Thus SCLK becomes 4.608 MHz. For applications that need SCLK to be different speed, the DAI can be configured to be in the Slave mode. In this mode, MCLK is provided from an external source via the MCLK pin. When in the Slave mode, the DAI will receive its master clock from the MCLK pin, and then divide it in half to create SCLK. In this application of the softmodem, we will need to use this Slave mode, and provide a 4.096 MHz clock source into the MCLK pin. SCLK and LRCK are always configured as outputs regardless of the DAI mode setting. The data is latched in on the positive going edge of the SCLK, and is clocked out on the negative going edge.

### 3. SI3034 DAA CHIP SET

The Silicon Laboratories Si3034 is an integrated Direct Access Arrangement (DAA) that provides a programmable line interface to meet global telephone line interface requirements. Programmable features include AC and DC terminations, ringer impedance and ringer threshold. Also supported is billing tone detection, polarity reversal, pulse dialing, and on-hook line monitoring. Available in two 16-pin small outline packages, it eliminates the need for an analog front-end (AFE), an isolation transformer, relays, opto-isolators, and a 2- to 4-wire hybrid circuit. This Si3034 chip set runs at either 3.3v or 5V, and dramatically reduces the number of discrete external components required to achieve compliance with global regulatory requirements. If only compliance to North American and Japanese standards are required, the Si3035 DAA may be used instead of the Si3034 global DAA

The DAA communication interface consists of the signals described in Table 1.

**NOTE:** There are other signals on the DAA as well. Please refer to the *Si3034* or *Si3035 Data Sheet* for their operation and configuration.

The Si3034/35 transfers data in a 16-bit halfword format. Data is transferred using the same MSB/Left Justified format as the EP72/7312's DAI. It uses a 256-bit frame size. In this 256-bit frame are two 128-bit-long time slots: primary and secondary. The two time slots are delineated by the rising edge of nFSYNC. Thus nFSYNC toggles twice per frame. The primary time slot is used to transfer telephony data. The secondary time slot is used as a control channel between the Host and the DAA. It can be used to change the default configuration settings of the chip set. Refer to the *Si3034* or the *Si3035 Data Sheet* for more information.

The data is latched on the negative going edge of SCLK, and is clocked out on the positive going edge. This is the opposite of the DAI.

**NOTE:** Carefully follow the instructions in the *Si3034/35 Data Sheet* to program and implement the device properly in your system design.

Signal Name	Purpose	Activity
nFSYNC	Frame Sync	Output in Master mode, input in Slave mode
SCLK	Bit Clock	Output when in Master mode, no connect in Slave mode
MCLK	Master clock	1x SCLK, used as input to create bit clock
SD0		Data out
SDI		Data in

Table 1.	DAA	Interface	Signals
----------	-----	-----------	---------



### 4. INTERFACING THE EP72/7312 TO THE SI3034

The EP7312 can generate a 4.096 MHz internal clock. But, in the EP7212, the DAI interface can only provide a fixed internal clock source of 9.216 MHz when in Master mode. Because this is incompatible with the clock rate needed by the DAA, the DAI has to be configured for Slave mode. An external clock source of 4.096 MHz is thus connected to the DAI MCLK pin, which internally will be halved to create its SCLK. Since the DAI and DAA logic need to be synchronized, SCLK outputting from the DAI can be used (after inverted) as the MCLK input into the DAA.

For the modem to support the V.90 protocol it needs to transfer each sample of data at a rate of 8 kHz. This means that each frame must be transferred at this rate. Since the frame size of the DAA is 256 bits-per-frame, this equates to a bit rate of 2.048 MHz. Therefore, a clock source of 2.048 MHz should be connected to the MCLK pin of the DAA. In order to achieve the correct frame rate from a 2.048 MHz MCLK input, the DAA also needs to be configured in Slave mode.

With the DAA running in Slave mode, MCLK and nFSYNC have to be supplied to the DAA. It has already been stated above how MCLK gets created, however now the creation of nFSYNC needs to be discussed. The nFSYNC signal requires nFSYNC to be low during the 16 bit data transfer, and high all other times. This does not comply with the I2S like interface. So a circuit has been created to shape the frame sync signal generated by the DAI (i.e. LRCK), to meet the timing requirements of the frame sync signal input required by the DAA (i.e. nFSYNC). This circuit counts 16 bit cycles after LRCK goes high, and forces the created nFSYNC signal high after these 16 cycles. It keeps nFSYNC high, until LRCK goes high again. This circuit has been implemented using a low cost small CPLD. The Lattice ispMACH 4A CPLD (exact part number: M4A3-32/32-10VC) device is used. To meet the setup time spec of the internal D-FFs, LRCK must be delayed. This is accomplished by using two spare 74LVX14 inverters in series with LRCK prior to it entering the CPLD.

In high volume (500k), the device is between 50 cents and \$1.00.

To allow for the lowest speed ispMACH device (i.e., 10ns), SCLK created for the DAA is delayed through the CPLD. This allows the critical spec for the DAA (i.e., Td1 and Td2; Delay Time, SCLK high to nFSYNC high, and SCLK high to nFSYNC low, respectively) to be met easily. The resulting signal is called SCLK\_DLYD. It should be connected to the DAA's MCLK pin.

A schematic breakdown of the entire circuit is provided in Figure 1, "Circuit Schematic," on page 6. The schematics for the CPLD only is shown in Figure 2, "CPLD Schematic," on page 7.

**NOTE:** It is required to connect nSCLK to two separate input pins on the CPLD: 1). The input clock, and 2). A general purpose input. This was necessary to be able to route nSCLK in and out of the device to create the signal SCLK\_DLYD.

The CPLD equations compiled from the schematics are provided in , and the timing diagram is provided in Figure 3, "EP72/7312 to Si3035 Interface Signals," on page 10. The user should read carefully through the *ispMACH Data Sheet* to program and implement the device properly in the system design.






Figure 1. Circuit Schematic

AN187






Figure 2. CPLD Schematic

AN187REV1

7

AN187



# 5. PLD EQUATIONS; SOFTMODEM VIA EP72/7312 DAI TO THE SI3034 DAA CHIP SET

P-Terms	Fan-in	Fan-out	Туре	Name (attributes)	Equations
1/1	1	1	pin	SCLK_DLYD	SCLK_DLYD = (N_22)
					Reverse Polarity — !SCLK_DLYD = (!N_22)
1/1	1	1	pin	nFSYNC	$nFSYNC = (N_20)$
					Reverse Polarity — !nFSYNC = (!N_20)
1/1	1	1	node	N_21	N_21 = (nSCLK)
					Reverse Polarity — !N_21 = (!nSCLK)
1/1	1	1	node	N_22	N_22 = (nSCLK_also)
					Reverse Polarity — !N_22 = (!nSCLK_also)
1/1	1	1	node	N_19	N_19 = (LRCK_DLYD)
					Reverse Polarity — !N_19 = (!LRCK_DLYD)
2/1	1	1	node	N_20	N_20 = (N_17 # !N_19)
					Reverse Polarity — !N_20 = (!N_17 & N_19)
2/2	2	1	node	N_1	N_1 = (N_15 & !N_13 # !N_15 & N_13)
					Reverse Polarity — !N_1 = (!N_15 & !N_13 #
					N_15 & N_13)
1/2	2	1	node	N_2	$N_2 = (N_{15} \& N_{13})$
					Reverse Polarity — !N_2 = (!N_15 # !N_13)
1/2	2	1	node	N_3	$N_3 = (N_{19} \& N_{1})$
					Reverse Polarity — !N_3 = (!N_19 # !N_1)
2/2	2	1	node	N_4	N_4 = (N_2 & !N_16 # !N_2 & N_16)
					Reverse Polarity — !N_4 = (!N_2 & !N_16
					# N_2 & N_16)
1/2	2	1	node	N_5	$N_5 = (N_{19} \& N_4)$
					Reverse Polarity — !N_5 = (!N_19 # !N_4)
2/1	2	1	node	N_6	$N_6 = (N_7 \# N_17)$
					Reverse Polarity — !N_6 = (!N_7 & !N_17)
1/4	4	1	node	N_7	$N_7 = (N_{16} \& N_{15} \& N_{13} \& N_{12})$
					Reverse Polarity — !N_7 = (!N_13 # !N_15
					# !N_16 # !N_12)
1/2	2	1	node	N_8	$N_8 = (N_{19} \& N_6)$
					Reverse Polarity — !N_8 = (!N_19 # !N_6)

Table 2. PLD Equations



P-Terms	Fan-in	Fan-out	Туре	Name (attributes)	Equations
2/2	2	1	node	N_9	N_9 = (N_11 & !N_12 # !N_11 & N_12)
					Reverse Polarity — !N_9 = (!N_11 & !N_12 #
					N_11 & N_12)
1/2	2	1	node	N_10	N_10 = (N_19 & N_9)
					Reverse Polarity — !N_10 = (!N_19 # !N_9)
1/3	3	1	node	N_11	N_11 = (N_16 & N_15 & N_13)
					Reverse Polarity — !N_11 = (!N_15 # !N_16 #
					!N_13)
1/1	1	1	node	N_12.D	$N_{12.D} = (N_{10})$
					Reverse Polarity — !N_12.D = (!N_10)
1/1	1	1	node	N_12.C	$N_{12.C} = (N_{21})$
					Reverse Polarity — !N_12.C = (!N_21)
1/1	1	1	node	N_13.D	$N_{13.D} = (N_{14})$
					Reverse Polarity — !N_13.D = (!N_14)
1/1	1	1	node	N_13.C	$N_{13.C} = (N_{21})$
					Reverse Polarity — !N_13.C = (!N_21)
1/2	2	1	node	N_14	N_14 = (!N_13 & N_19)
					Reverse Polarity — !N_14 = (N_13 # !N_19)
1/1	1	1	node	N_15.D	$N_{15.D} = (N_{3})$
					Reverse Polarity — !N_15.D = (!N_3)
1/1	1	1	node	N_15.C	$N_{15.C} = (N_{21})$
					Reverse Polarity — !N_15.C = (!N_21)
1/1	1	1	node	N_16.D	$N_{16.D} = (N_{5})$
					Reverse Polarity — !N_16.D = (!N_5)
1/1	1	1	node	N_16.C	$N_{16.C} = (N_{21})$
					Reverse Polarity — !N_16.C = (!N_21)
1/1	1	1	node	N_17.D	$N_{17.D} = (N_{8})$
					Reverse Polarity — !N_17.D = (!N_8)
1/1	1	1	node	N_17.C	$N_{17.C} = (N_{21})$
					Reverse Polarity — !N_17.C = (!N_21)
33/42					
Best P Term					
Total: 31					
Total Pins: 5					
Total Nodes: 21					
Average P- Term/Output: 1					

#### Table 2. PLD Equations (Continued)



AN187




Figure 3. EP72/7312 to Si3035 Interface Signals

## 6. SILICON LABORATORIES CONTACT INFORMATION

Silicon Laboratories, Inc. 4635 Boston Lane Austin, Texas 78735 Phone: 1-877-444-3032 Email: <u>SiDAAinfo@silabs.com</u> Web site: www.silabs.com



## • Notes •

